P.07/19



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No	0
Filing DateAugust 31, 200	0
Inventor	1.
AssigneeMicron Technology, Inc. and KMT Semiconductor, LTI	D
Group Art Unit281	1
ExaminerT. Tra	n
KM1-00	1
Attorney's Docket NoKM1-00	le
Title: Methods of Forming an Isolation Trench in a Semiconductor, Method	 ! ~
of Forming an Isolation Trench in a Surface of a Silicon Wafer, Method	j S
of Forming an Isolation Trench-Isolated Transistor, Trench-Isolate	a
Transistor, Trench Isolation Structures Formed in a Semiconducto	r,
Memory Cells and DRAMS	

RESPONSE TO OCTOBER 12, 2001 OFFICE ACTION

To:

Box Non-Fee Amendment

Assistant Commissioner for Patents

Washington, D.C. 20231

From:

Frederick M. Fliegel, Ph.D.

(Tel. 509-624-4276; Fax 509-838-3424)

Wells, St. John, Roberts, Gregory & Matkin P.S.

601 W. First Avenue, Suite 1300

Spokane, WA 99201-3828

Sir:

Responsive to the Office Action dated October 12, 2001, Applicant amends and remarks as follows:

AMENDMENTS